


09870305-053001  
TOP SECRET 50



**FIG. 1**  
**PRIOR ART**




Figure 2a




Figure 2b




Figure 3 CEPA alignment example




Figure 4 - CEPA data flow diagram




Figure 5 CEPA timing diagram (e.g. 50 IT line image)

09870305 " 053004  
60 ~




FIG. 6






FIG. 8a FEPA BLOCK DIAGRAM

Fig 8b





130  
109870305-05301  
1030502860




FIG. 8C FEPA FUNCTION ON INTERFACE BOARD




Fig 8d.




FIG. 9A FEPA DIAGRAM for Second Preferred Embodiment

**Figure 8 FEPA delay block diagram**

091870305-053001






Figure 9 FEPA signal timing diagram



FEPA DELAY CIRCUIT (ONE PER DRIVER IC)




FEPA DELAY SELECT CIRCUIT (ONE PER LED)

FIG. 12


00050503000  
FIG 13a  
FIG 13b  
FIG 13c



Odd and even shifted same



Odd's only shifted  $+1/4$  delta producing  $+1/8$  average shift appearance



Even's only shifted  $+1/4$  producing  $+1/8$  average average shift appearance

175 -  
68d




Figure 2-17 SWIFT board block diagram (FPGA function's shaded)

## Interface

Fig. 14

1 ASIC  
= 96 LEPS